

Model Name: GA-P55M-UD2 1.11

SHEET

TITLE

SHEET

TITLE

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	CPU LGA1156-A
05	CPU LGA1156-B
06	CPU LGA1156-C
07	DDR III CHANNEL A
08	DDR III CHANNEL B
09	DDR III POWER CAP
10	PCH FDI,DMI,USB,PCIE,NVRAM
11	PCH DP,CLK BUFFER
12	PCH HOST,SATA,PCI
13	PCH GPIO,CTRL,AUDIO
14	PCH PWR,GND
15	PCI EXPRESS*16 SLOT
16	PCI EXPRESS*4 SLOT
17	PCI SLOT X2
18	ITE 8720 LPC IO
19	Dual BIOS COM, -PROHOT , DYNAMIC OC
20	ALC888B
21	REAR AUDIO JACK
22	CLOCK GEN ICS9LPRS914
23	VCORE PWM ISL6334CRZ
24	DISCRETE POWER
25	DDR 15V & VCC1 05 PCH PWM ISL6545CBZ
26	CPU VTT PWM ISL6322G
27	F PANEL , F USB , FDD

28	ATX POWER
29	REALTEK RTL8111D
30	JMB363&368
31	TI TSB43AB23 1394
32	HWM,KB/MS , FAN CTRL
33	TABLE LIST
34	
35	
36	
37	
38	
39	
40	
41	
42	
43	
44	
45	
46	

LPT

Gigabyte Technology			
Title	Cover Sheet		
Size	Document Number	GA-P55M-UD2	Rev
Custom			1.11
Date:	Tuesday, December 01, 2009	Sheet 1 of 33	


GA-P55M-UD2 Version: 1.11

Circuit or PCB layout change
for next version

Component value change history

[illegible][illegible]

BLOCK DIAGRAM



www.vinafix.com

Gigabyte Technology			
BLOCK DIAGRAM			
Size	Document Number	GA-P55M-UD2	Rev
C			1.11
Date	Tuesday, December 01, 2009	Sheet	3 of 33

LGA1156A

MAAA0	AW18	SA_MA[0]	AK3	DQSA0
MAAA1	AW15	SA_MA[1]	AK3	DQSA0
MAAA2	AW15	SA_MA[2]	AK3	DQSA0
MAAA3	AW15	SA_MA[3]	AK3	DQSA0
MAAA4	AW14	SA_MA[4]	AK3	DQSA0
MAAA5	AW14	SA_MA[5]	AK3	DQSA0
MAAA6	AW14	SA_MA[6]	AK3	DQSA0
MAAA7	AW13	SA_MA[7]	AK3	DQSA0
MAAA8	AW14	SA_MA[8]	AK3	DQSA0
MAAA9	AW12	SA_MA[9]	AK3	DQSA0
MAAA10	AT19	SA_MA[10]	AK3	DQSA0
MAAA11	AU13	SA_MA[11]	AK3	DQSA0
MAAA12	AW11	SA_MA[12]	AK3	DQSA0
MAAA13	AU24	SA_MA[13]	AK3	DQSA0
MAAA14	AT11	SA_MA[14]	AK3	DQSA0
MAAA15	AR10	SA_MA[15]	AK3	DQSA0
-SWEA	AT22	SA_WE#	AK3	DQSA0
-SCASA	AT22	SA_CAS#	AK3	DQSA0
-SRASA	AT20	SA_RAS#	AK3	DQSA0
SBA00	AV20	SA_BS[0]	AK3	DQSA0
SBA01	AV19	SA_BS[1]	AK3	DQSA0
SBA02	AV12	SA_BS[2]	AK3	DQSA0
-CSA0	AV21	SA_CS[0]	AK3	DQSA0
-CSA1	AW24	SA_CS[1]	AK3	DQSA0
-CSA2	AU21	SA_CS[2]	AK3	DQSA0
-CSA3	AU23	SA_CS[3]	AK3	DQSA0
CKEA0	AU10	SA_CKE[0]	AK3	DQSA0
CKEA1	AW10	SA_CKE[1]	AK3	DQSA0
CKEA2	AV10	SA_CKE[2]	AK3	DQSA0
CKEA3	AY10	SA_CKE[3]	AK3	DQSA0
MODT_A0	AV23	SA_ODT[0]	AK3	DQSA0
MODT_A1	AV24	SA_ODT[1]	AK3	DQSA0
MODT_A2	AW23	SA_ODT[2]	AK3	DQSA0
MODT_A3	AY24	SA_ODT[3]	AK3	DQSA0
DCLKA0	AR22	SA_CLK[0]	AK3	DQSA0
-DCLKA0	AR21	SA_CLK[0]	AK3	DQSA0
-DCLKA1	AP18	SA_CLK[1]	AK3	DQSA0
-DCLKA1	AP18	SA_CLK[1]	AK3	DQSA0
-DCLKA2	AN21	SA_CLK[2]	AK3	DQSA0
-DCLKA2	AP21	SA_CLK[2]	AK3	DQSA0
-DCLKA3	AP19	SA_CLK[3]	AK3	DQSA0
-DCLKA3	AN19	SA_CLK[3]	AK3	DQSA0
-DDR3_RST	AV8	SM_DRAMRST#	AK3	DQSA0
TP1#	AK22	SA_CS#	AK3	DQSA0
TP1#	AK22	SA_CS#	AK3	DQSA0
TP1#	AL23	SA_CS#	AK3	DQSA0
TP1#	AK23	SA_CS#	AK3	DQSA0
DQSA8	AL10	SA_DQS[8]	AK3	DQSA0
-DQSA8	AM10	SA_DQS#	AK3	DQSA0
SACB0	AP10	SA_ECC_CB[0]	AK3	DQSA0
SACB1	AN10	SA_ECC_CB[1]	AK3	DQSA0
SACB2	AR11	SA_ECC_CB[2]	AK3	DQSA0
SACB3	AP11	SA_ECC_CB[3]	AK3	DQSA0
SACB4	AK9	SA_ECC_CB[4]	AK3	DQSA0
SACB5	AL9	SA_ECC_CB[5]	AK3	DQSA0
SACB6	AK11	SA_ECC_CB[6]	AK3	DQSA0
SACB7	AM11	SA_ECC_CB[7]	AK3	DQSA0

DDR_A

1 OF 10

LGA1156[10SC1-F01156-01R]


LGA1156B

MAAB0	AU20	SB_MA[0]	AF4	DQSB0
MAAB1	AU18	SB_MA[1]	AF5	DQSB0
MAAB2	AV18	SB_MA[2]	AE5	DQSB0
MAAB3	AU17	SB_MA[3]	AE4	DMB0
MAAB4	AY18	SB_MA[4]	A07	MDB0
MAAB5	AV17	SB_MA[5]	A06	MDB1
MAAB6	AU16	SB_MA[6]	A05	MDB2
MAAB7	AT17	SB_MA[7]	A08	MDB3
MAAB8	AV16	SB_MA[8]	AC7	MDB4
MAAB9	AY16	SB_MA[9]	AC6	MDB5
MAAB10	AV15	SB_MA[10]	AF5	MDB6
MAAB11	AW16	SB_MA[11]	AE6	MDB7
MAAB12	AW15	SB_MA[12]	AH6	DQSB1
MAAB13	AY12	SB_MA[13]	AJ5	DQSB1
MAAB14	AT12	SB_MA[14]	AH4	DMB1
MAAB15	AV11	SB_MA[15]	AH4	DMB1
-SWEB	AV28	SB_WE#	AG5	MDB8
-SCASB	AV28	SB_CAS#	AG5	MDB8
-SRASB	AV26	SB_RAS#	AG5	MDB8
SBAB0	AV25	SB_BS[0]	AG5	MDB8
SBAB1	AV25	SB_BS[1]	AG5	MDB8
SBAB2	AV12	SB_BS[2]	AG5	MDB8
-CSB0	AY27	SB_CS[0]	AG5	MDB8
-CSB1	AV28	SB_CS[1]	AG5	MDB8
-CSB2	AV28	SB_CS[2]	AG5	MDB8
-CSB3	AV28	SB_CS[3]	AG5	MDB8
CKEB0	AW8	SB_CKE[0]	AG5	MDB8
CKEB1	AY8	SB_CKE[1]	AG5	MDB8
CKEB2	AU8	SB_CKE[2]	AG5	MDB8
CKEB3	AY8	SB_CKE[3]	AG5	MDB8
MODT_B0	AU27	SB_ODT[0]	AG5	MDB8
MODT_B1	AU29	SB_ODT[1]	AG5	MDB8
MODT_B2	AV27	SB_ODT[2]	AG5	MDB8
MODT_B3	AU28	SB_ODT[3]	AG5	MDB8
YB	DQSA3	SB_DQS[3]	AG5	MDB8
-YB	-DQSA3	SB_DQS#	AG5	MDB8
DCLKB0	AR17	SB_CLK[0]	AG5	MDB8
-DCLKB0	AR16	SB_CLK[0]	AG5	MDB8
-DCLKB1	AT15	SB_CLK[1]	AG5	MDB8
-DCLKB1	AT15	SB_CLK[1]	AG5	MDB8
-DCLKB2	AN17	SB_CLK[2]	AG5	MDB8
-DCLKB2	AN16	SB_CLK[2]	AG5	MDB8
-DCLKB3	AR19	SB_CLK[3]	AG5	MDB8
-DCLKB3	AR19	SB_CLK[3]	AG5	MDB8
TP12	AK23	SB_CS#	AG5	MDB8
TP13	AK24	SB_CS#	AG5	MDB8
TP15	AL24	SB_CS#	AG5	MDB8
TP17	AK24	SB_CS#	AG5	MDB8
DQSB8	AR14	SB_DQS[8]	AG5	MDB8
-DQSB8	AR13	SB_DQS#	AG5	MDB8
SBCB0	AR12	SB_ECC_CB[0]	AG5	MDB8
SBCB1	AT13	SB_ECC_CB[1]	AG5	MDB8
SBCB2	AN15	SB_ECC_CB[2]	AG5	MDB8
SBCB3	AP14	SB_ECC_CB[3]	AG5	MDB8
SBCB4	AM12	SB_ECC_CB[4]	AG5	MDB8
SBCB5	AN12	SB_ECC_CB[5]	AG5	MDB8
SBCB6	AN14	SB_ECC_CB[6]	AG5	MDB8
SBCB7	AP13	SB_ECC_CB[7]	AG5	MDB8

DDR_B

2 OF 10

LGA1156[10SC1-F01156-01R]



Need check the new CPU ME

LGA1156





LGA1156 PLATE+LM[12KRC-0F0001-01R]


Gigabyte Technology

CPU LGA1156-B





Title	Document Number	Rev
Size	Custom	GA-P55M-UD2
Date	Tuesday, December 01, 2009	Sheet 5 of 33













DDR TERMINATION CHANNEL A/B



DDR15V Decouple




DDRVTT Decouple




COUPON1 COUPON1 1 2 COUPONX VCC3


COUPON2 COUPON2 1 2 COUPONX


Gigabyte Technology			
Title			
DDRIII POWER CAP			
Size	Document Number	Rev	
B	GA-P55M-UD2	1.11	
Date: Tuesday, December 01, 2009		Sheet	9 of 33





Gigabyte Technology			
Title			
PCH DISPLAY ,CLK BUFFER			
Size	Document Number	Rev	
Custom	GA-P55M-UD2	1.11	
Date:	Tuesday, December 01, 2009	Sheet	11 of 33









PCI1,2 SLOT



Gigabyte Technology			
PCI SLOT 1, 2			
Size	Document Number	Rev	
Custom	GA-P55M-UD2	1.11	
Date:	Tuesday, December 01, 2009	Sheet	17 of 33



	ALC883	ALC888-VA	ALC888B	ALC888-VD	ALC892	ALC889	ALC889A
CR46	X	X	X	X	X	X	O
CR57	X	X	X	X	X	X	O
CR49	O	O	X	X	X	O	O
CBC40	X	X	X	10uF/X5R	10uF/X5R	X	X
CR20	O	X	X	X	X	X	X
CR26	20K/1%	20K/1%	20K/1%	20K/1%	20K/1%	20K/1%	20K/0.1%
CR47	X	X	X	X	O	O	X
CR48	O	O	O	O	X	X	O
CBC2/CBC4/CBC5/ CBC6/CBC10/CBC11	4.7uF /X5R	4.7uF /X5R	4.7uF /X5R	4.7uF /X5R	4.7uF /X5R	10uF /X5R	4.7uF /X5R
CR1/CR3/CR10/CR12/ CR15/CR19/CR56/CR27/ CR55/CR37/CR28/CR34/ CR6/CR9/CR51/CR61	75 ohm	75 ohm	75 ohm	75 ohm	75 ohm	66 ohm or lower	75 ohm
CR66/CR68/CD3/CBC41	X	X	X	O	O	X	X
CR67/CD1/CD2/CQ3/CQ5/CBC16	O	O	O	X	X	O	O



CLK GEN CK505

50歐姆:[18/4/10/4/18]

50歐姆:[18/4/10/4/18]

50歐姆:[4/10]

U5

ICS9LPRS914EKL-F-TMLF72

RESET_IN#/RESET#
Vtt_PwrGd/PD#/WOL_STOP#
**RLATCH

PCIE9+/CPU_STOP#
PCIE9-/PCI_STOP#

PCIE10+
PCIE10-

PCICLK0_2X
**SEL_STOP/PCICLK1_2X
PCICLK2_2X
FSD
FSC
FSA
FSB
FSLB/PCICLK4_2X
FSLA/USB_48
**SEL24_48#/24_48

REF0/GSEL*

GSEL=1,96Mhz from 12/13
GSEL=0,100Mhz from12/13

SEL_48=1, 24Mhz from pin10
SEL_48=0, 48Mhz from pin10

SEL_STOP: latched input to select pin functionality
1 = Selects pin 44/45 to be PCI_STOP#/CPU_STOP#
0 = Selects pin 44/45 to be PCIE outputs ;
3.3V PCICLK output


FSC	FSB	FSA	CPU
0	0	0	266MHz
0	0	1	133MHz
0	1	0	200MHz
0	1	1	166MHz
1	0	0	333MHz
1	1	0	400MHz



Rev 0.2 modify

- SRCCLK CPU C180 10p/4/NPO/50V/J/X
- SRCCLK CPU C186 10p/4/NPO/50V/J/X
- PCHCLK14 C46 10p/4/NPO/50V/J/X
- PCLK0 C37 10p/4/NPO/50V/J/X
- PCH33 C36 10p/4/NPO/50V/J/X
- LPC33 C32 10p/4/NPO/50V/J/X
- PCLK1 C95 10p/4/NPO/50V/J/X
- LPCCLK48 C35 10p/4/NPO/50V/J/X
- 1394CLK C39 10p/4/NPO/50V/J/X
- TPMCLK C152 10p/4/NPO/50V/J/X


Gigabyte Technology


Title			CK505 CLK GEN
Size			GA-P55M-UD2
Custom	Document Number	Rev 1.11	
Date:	Tuesday, December 01, 2009	Sheet	22 of 33





Gigabyte Technology			
File	DDR 15V		
Size	Document Number		
C	GA-P55M-UD2		
Date	Tuesday, December 01, 2009	Sheet	25 of 33
Rev	1.11		






PCIE-1G LAN

Power domain chart

	RTL8111B / RTL8101E	RTL8111C
AVDD33	3.3V	3.3V
AVDD18	1.8V	1.2V
EVDD18	1.8V	1.2V
VDD15	1.5V	1.2V

for RT8111B N/C
for RT8111C 0 ohm
(Internal Regulator)
for RT8111C N/C
(external Regulator)


Dual Color LED




Single Color LED




P35-152-19W9




FOR CLOSE PIN1, 29, 37, 40



for RT8111C Mount




距離pin1 在 0.5cm 以內




距離LL2 在 0.5cm 以內

USB_LAN CONNECTOR




Close to connector

90歐姆 : [20/4/8/4/20]




USB+LAN1/GGQ/YOS/RA/D/1

90歐姆 : [15/4.5/7.5/4.5/15]




Gigabyte Technology			
REALTEK RTL8111C			
GA-P55M-UD2			
Title		Rev	
Size		1.1	
Custom		29 of 33	
Date: Tuesday, December 01, 2009			


TEMP H/W MONITOR




VOLTAGE-- H/W MONITOR




KB/USB



CPU SMART FAN



SYS FAN




Gigabyte Technology

Title	HWM,KB/MS, FAN CTRL		
Size	Document Number	GA-P55M-UD2	Rev 1.11
Custom	Date: Tuesday, December 01, 2009	Sheet 32 of 33	

PIN NAME	PWR	AFTER SHUTDOWN	Default	USAGE	NOTE
GP0	MAIN	H-Z	GPI	-PECI_REQ	N/A
GP1/TACH1	MAIN		GPI	ICH_FAN_TACH1	N/A
GP2/PIRQE#	MAIN		GPI	-PIRQE	P/U 8.2K VCC3
GP3/PIRQF#	MAIN		GPI	-PIRQF	P/U 8.2K VCC3
GP4/PIRQG#	MAIN		GPI	-PIRQG	P/U 8.2K VCC3
GP5/PIRQH#	MAIN		GPI	-PIRQH	P/U 8.2K VCC3
GP6/TACH2	MAIN		GPI	ICH_FAN_TACH2	N/A
GP7/TACH3	MAIN		GPI	ICH_FAN_TACH3	N/A
GP8	STBY	H	GPO	GPI08	P/U 8.2K 3VDUAL
GP9/OC5#	STBY	NATIVE		OC5#	N/A
GP10/OC6#	STBY	NATIVE		OC6#	N/A
GP11/SMBALERT#	STBY	NATIVE		-SMBALERT	P/U 8.2K 3VDUAL
GP12	STBY	L	GPI	LAN_PHY_PWR_CTRL	P/U 8.2K 3VDUAL
GP13	STBY	L	GPI	GPI013	P/U 8.2K 3VDUAL
GP14/OC7#	STBY	NATIVE		OC7#	N/A
GP15	STBY	L	GPO	GPI015	N/A
GP16	MAIN		GPI	-SKTOCC	P/U 8.2K VCC3
GP17/TACH0	MAIN		GPI	ICH_FAN_TACH0	N/A
GP18	MAIN	NATIVE		MB_ID0	P/D 8.2K GND
GP19	MAIN		GPI	-LAN1_ISO	P/U 8.2K VCC3
GP20	MAIN	NATIVE		LED_CTL	P/U 1K VCC3
GP21	MAIN		GPI	VCC18_FCH_OV2	P/U 8.2K VCC3
GP22	MAIN	H-Z	GPI	VCORE_OV1	P/U 8.2K VCC3
GP23	MAIN	NATIVE		-LDRQ3	P/U 8.2K VCC3
GP24	STBY	L	GPO	TLS	P/U 8.2K 3VDUAL
GP25	STBY	NATIVE		-CPU_STOP	P/U 8.2K 3VDUAL
GP26	STBY	NATIVE		-ACZ_DET	P/U 8.2K 3VDUAL
GP27	STBY	H	GPO	GPI027	P/U 8.2K 3VDUAL
GP28	STBY	H	GPO	GPI028	P/U 8.2K 3VDUAL
GP29	STBY	L	GPI	GPI029	N/A
GP30	STBY	H-Z	GPI	S_FWR_ACK	P/U 100K 3VDUAL
GP31	STBY	H-Z	GPI	N/A(Reverse)	P/U 8.2K VCC3
GP32	MAIN	H	GPO	MB_ID1	P/D 8.2K GND
GP33	MAIN	H	GPO	LOAD-LINE	P/U 1K VCC3
GP34	MAIN	H-Z	GPI	-PCI_STOP	P/U 8.2K VCC3
GP35	MAIN	L	GPO	GPI035	P/U 8.2K VCC3
GP36	MAIN		GPI	-LAN1_DSM	P/U 8.2K VCC3
GP37	MAIN		GPI	N/A	P/U 8.2K VCC3
GP38	MAIN	H-Z	GPI	VCORE_OV2	P/U 8.2K VCC3
GP39	MAIN	H-Z	GPI	-LAN_DSM	P/U 8.2K VCC3
GP40	STBY	NATIVE		OC1#	N/A
GP41	STBY	NATIVE		OC2#	N/A
GP42	STBY	NATIVE		OC3#	N/A
GP43	STBY	NATIVE		OC4#	N/A
GP44	STBY	L	NATIVE	N/A	P/U 8.2K 3VDUAL
GP45	STBY	NATIVE		-LPCPME	P/U 8.2K 3VDUAL
GP46	STBY	L	NATIVE	PWR_LED	P/U 8.2K 3VDUAL
GP47	STBY	NATIVE		PSI_LED	P/U 8.2K 3VDUAL
GP48	MAIN	H-Z	IN	EN_PWM	P/U 8.2K VCC3
GP49	MAIN	H-Z	IN	VCC18_OV1	P/U 8.2K VCC3
GP50	MAIN	NATIVE		-REQ1	P/U 2.2K VCC
GP51	MAIN	H	NATIVE	-GNT1	N/A
GP52	MAIN	NATIVE		-REQ2	P/U 2.2K VCC
GP53	MAIN	H	NATIVE	-GNT2	N/A
GP54	MAIN	NATIVE		-REQ3	P/U 2.2K VCC
GP55	MAIN	H	NATIVE	-GNT3	N/A
GP56	STBY	NATIVE		N/A(Reverse)	P/U 8.2K 3VDUAL
GP57	STBY	H-Z	IN	VCORE_OV1	P/U 8.2K 3VDUAL
GP58	STBY	H-Z	NATIVE	F_USB_OC	P/U 8.2K 3VDUAL
GP59	STBY	NATIVE		USB_OC0#	N/A
GP60	STBY	H-Z	NATIVE	N/A(Reverse)	P/U 8.2K 3VDUAL
GP61	STBY	L	NATIVE	-SUSTAT	N/A
GP62	STBY	L	NATIVE	SUSCLK	N/A
GP63	STBY	L	NATIVE	GPI063	N/A
GP64	MAIN	L	NATIVE	CLKOUTFLEX0	N/A
GP65	MAIN	L	NATIVE	CLKOUTFLEX1	N/A
GP66	MAIN	L	NATIVE	CLKOUTFLEX2	N/A
GP67	MAIN	L	NATIVE	CLKOUTFLEX3	N/A
GP72	STBY	H-Z	NATIVE	VCORE_OV4	P/U 8.2K 3VDUAL
GP73	STBY	NATIVE		1_05V_OV1	P/U 8.2K 3VDUAL
GP74	STBY	H-Z	NATIVE	1_05V_OV2	P/U 8.2K 3VDUAL
GP75	STBY	H-Z	NATIVE	N/A(Reverse)	P/U 8.2K 3VDUAL

PIN NAME	USAGE	NOTE
SVC/PECI_RQT/GP14	-PECI_REQ	
PWROK1/GP13	PWROK1/ITE_PWROK	
KRST#/GP62	-KBRST	
SO/GP50	-ICH_SPI_CS	
IRTX/GP47/CE2_N/JP7	CEB_N	
GP46/IRRX	-LAN2_DSM	
PSION#/GP42	-PSON	
PWROK2#/GP41	PECI_CTL	
PCIRST3#/GP10/VDIMM_STR_EN	-PCIE_RST	
RSMRST#CIRRX1/GP55	-RSMRST	
PME#/GP54	-LPCPME	
PD5/GP75/BUSS00	N/A	



散熱模組料號：

1.12SP2-01A001-Y1R/Y2R
2.12SP2-01A001-Z1R/Z2R
(HIBRID模組)包材階

Gigabyte Technology			
Title TABLE LIST			
Size C	Document Number GA-P55M-UD2		Rev 1.11
Date:	Tuesday, December 01, 2009	Sheet 33 of 33	